# PCB Design Guidelines that Maximize the Performance of TVS Diodes

Prepared by: Jim Lepkowski ON Semiconductor



## **ON Semiconductor®**

http://onsemi.com

# APPLICATION NOTE

#### **Protection Philosophy**

Introduction

Transient Voltage Suppressors (TVS) avalanche diodes and diode arrays can be used to protect sensitive electronic components from the surge pulses that arise from ESD and EMI. The small size, fast response time, low clamping voltage and low cost of TVS diodes provides for an effective solution to prevent surge problems. Avalanche TVS diodes and diode arrays are relatively simple devices to use to suppress surge voltages. Only a few PCB design rules must be followed to optimize the ESD and EMI immunity level of the protection circuits. Designing in EMI and ESD protection at the beginning of the project saves time and money, as shown in Figure 1. This is a simple concept, but often surge problems are not discovered and addressed until failures occur in the certification tests or field. Adding TVS protection to the PCB can reduce the time and money that results from adding shields and modifying cables. TVS devices can serve as a low cost preventive tool to reduce the need for expensive system modifications that often are required when EMI problems occur late in the product development cycle.




Figure 1. Addressing potential EMI problems at the beginning of a design saves both time and money.

#### **PCB Layout Guidelines**

The PCB layout is an important factor in creating an effective surge suppression circuit. The following PCB guidelines are recommended to enhance the performance of a TVS device:

- Locate the TVS devices close to the I/O connector
- Connect the surge protection circuits to chassis or power ground
- Minimize the PCB's parasitic inductances
- Reduce the loop area formed by the PCB traces
- Select surface mount TVS devices

#### **Location**

The location of the protection devices on the PCB is the simplest and most important design rule to follow. The TVS devices should be located as close as possible to the noise source. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Figure 2 provides an example of the recommended layout that places the TVS devices next to the connector.





Figure 2. Locating the TVS devices close to the I/O connector ensures that a surge voltage entering the PCB will be clamped before the pulse can be coupled into adjacent traces.

The length of the traces connecting the TVS devices, IC and I/O connector is a key factor that determines whether the surge currents are dissipated by the TVS devices or the IC's internal ESD protection circuit. If the TVS diodes and internal IC protection circuit have a similar turn–on voltage, the only difference between the devices will be the impedance of their PCB traces. A surge current will always follow the lowest impedance path; thus, the TVS should have a shorter trace than the IC, as shown in Figure 3. A shorter trace length equates to smaller impedance, which helps ensure that the surge energy will be dissipated by the TVS device instead of the IC.



## Good PCB Layout




Figure 3. The length of the trace connecting the TVS device to the I/O connector should be minimized and small in comparison with the trace between the connector and IC.

EMI protection can also be provided by locating sensitive traces in the center of the PCB rather than near the edges. Traces located near the edge of the PCB are more vulnerable to surges such as ESD, which can occur during handling. For

example, the clock and reset traces on a microprocessor board can be located in the center of the PCB to provide additional protection, as shown in Figure 4.

# Poor PCB Layout

# Good PCB Layout




Figure 4. A good PCB layout avoids locating critical signal lines near the edge of the PCB.

#### **Ground Selection**

If possible, the protection circuits should shunt the surge voltage to either the reference or chassis ground, as shown in Figure 5. Shunting the surge voltage directly to the transceiver's signal ground can cause ground bounce. The clamping performance of TVS diodes on PCBs that use only a single ground can be improved by minimizing their ground connection impedance with a "stub" trace that is relatively short and wide.

# Poor Design Practice

# Good Design Practice





Figure 5. Connecting the TVS devices to either chassis or power ground helps to prevent the noise signal from being coupled into the protected IC's signal ground.



# Figure 6. The PCB layout and IC package parasitic inductances create a short duration voltage spike that increases the clamping voltage of a TVS device.

The parasitic inductances produced by the PCB traces and IC package can cause a significant overshoot to the TVS's clamping voltage, as shown in Figure 6. The inductance of the PCB can be reduced by using short trace lengths and multi-layer boards with separate ground and power planes.

The inductance contributed by the package is minimized by selecting small surface mount packages. Listed below are the clamping equations for a diode array that include the inductance terms.

$$\begin{split} \text{if } \mathsf{L}_1 \ = \ \mathsf{L}_2 \ = \ \mathsf{L}_3 \ = \ \mathsf{0} \\ & \mathsf{V}_{\mathsf{Peak\_Positive\_Surge}} \ = \ \mathsf{V}_{\mathsf{DD}} \ + \ \mathsf{V}_{\mathsf{F\_D}} \\ & \mathsf{V}_{\mathsf{Peak\_Negative\_Surge}} \ = \ - \ \mathsf{V}_{\mathsf{F\_D2}} \end{split}$$

$$\begin{split} \text{if } \mathsf{L}_{1,\mathsf{L}_{2,}} \text{ and } \mathsf{L}_{3} \neq 0 \\ \mathsf{V}_{\mathsf{Peak\_Positive\_Surge}} &= \mathsf{V}_{\mathsf{DD}} + \mathsf{V}_{\mathsf{F\_D1}} + \left(\mathsf{L}_{1} \times \frac{\mathsf{dI}_{\mathsf{Surge}}}{\mathsf{dt}}\right) + \left(\mathsf{L}_{3} \times \frac{\mathsf{dI}_{\mathsf{Surge}}}{\mathsf{dt}}\right) \\ \mathsf{V}_{\mathsf{Peak\_Negative\_Surge}} &= -\left[\mathsf{V}_{\mathsf{F\_D2}} + \left(\mathsf{L}_{2} \times \frac{\mathsf{dI}_{\mathsf{Surge}}}{\mathsf{dt}}\right) + \left(\mathsf{L}_{3} \times \frac{\mathsf{dI}_{\mathsf{Surge}}}{\mathsf{dt}}\right)\right] \end{split}$$

#### Loop Area

Radiated emissions and RF susceptibility can be reduced by minimizing the loop area formed by high speed data and ground lines. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design, especially when the traces are relatively long. Maximizing the separation distance from the TVS device and IC provides isolation; however, this may increase the loop area, as shown in Figure 7.




Figure 7. The data and ground traces can form a loop that functions as an unintended antenna and increases the RF susceptibility and emissions of the PCB.

#### **Package Selection**

The small size of a surface mount IC is an advantage for surge suppression and EMI filter devices. Inductance increases the clamping voltage of a TVS device and degrades the high frequency characteristics of an EMI filter. The inductance of a TVS diode is proportional to the size of the IC; thus, a small surface mount package typically has better EMI characteristics than a large leaded package, as shown in Figure 8.

# Good

## Surge Suppression and EMI Characteristics

# Figure 8. Surface mount TVS devices have better surge suppression and high frequency characteristics than leaded packages.

#### Bibliography

- -; "AP-209 Design Considerations for ESD Protection Using ESD Protection Diode Arrays", California Micro Devices, 1998.
- -, "Application Note 0007 TVS Device Selection, Location & Connection for EMC Design", Protek, 1997.
- 3. -, "SI99-01 PCB Design Guidelines for ESD Suppression", Semtech, 2002.
- Lepkowski, J., "AND8231 Circuit Configuration Options for Transient Voltage Suppression Diodes", ON Semiconductor, 2005.
- Lepkowski, J., "AND8230 Application Hints for Transient Voltage Suppression Diode Circuits", ON Semiconductor, 2005.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in scillt.cd ta sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters subtain life, or for any other application in which the failure of the scillt.c products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persores that segligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.